The Catapult C Synthesis accelerated library for Xilinx 65 nm Virtex-5 FPGAs features a pushbutton flow, delivering significant DSP Fmax performance improvements in the order of 50-80% over standard ...
High-level synthesis (HLS) continues to grow in favor among beleaguered system-on-a-chip (SoC) design teams. At the same time, EDA vendors continue to increase the capabilities of their tools. The ...
New Catapult DesignChecks tool finds bugs early in C++/SystemC HLS code requiring no testbench – saving designers days or weeks of debugging. New Catapult Coverage provides synthesis-aware RTL-like ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback