San Jose, Calif. — MAX II is a 0.18-micron process CPLD family optimized for communication applications. MAX II CPLD architecture includes an array of LUT-based logic array blocks, a bank of ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results